

Version : 1.0

TECHNICAL SPECIFICATION

MODEL NO.: PD050VX2

Customer's Confirmation		
Customer	-	
Date	-	
Ву	-	
☐PVI's Confirmation		

Dep	FAE	FAE Panel Electro		Mechanical	Mechanical Product	
		Design	Design	Desigņ	Verification	by
SIGN	劉豐 發	都行过名	馬拉斯	東東京	12/ 12/2 all 2	美水彩

PAGE



TECHNICAL SPECIFICATION **CONTENTS**

NO. **ITEM** Cover Contents



1.Application

This data sheet applies to a color TFT LCD module, PD050VX2.

This module applies to OA product, computer peripheral , industrial meter , image communication and multi-media.. If you must use in severe reliability environment, please don't extend over PVI's reliability test conditions.

If you use PD050VX2, Prime View advises your systems use PVI's timing controller IC (PVI-2003A) which will generate proper timing signals to control it.

2. Features

- . VGA (640*480 pixels) resolution
- . Amorphous silicon TFT LCD panel with back-light unit
- . Pixel in stripe configuration
- . Thin and light weight
- . Display Colors: 262,144 colors
- .Optimum Viewing Direction: 6 o'clock
- . Portrait mode
- . TTL transmission interface


3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	5.0(diagonal)	inch
Display Format	640(H)×(R, G, B)×480(V)	dot
Display Colors	262,144	
Active Area	74.88 (H)×101.76(V)	mm
Pixel Pitch	0.156(H)×0.159(V)	mm
Pixel Configuration	Stripe	
Outline Dimension	91.4(H)×119.3 (V)×7.9(D)	mm
Weight	120±10	g
Back-light	CCFL, 1 tube	
Display mode	Normally white	




4. Mechanical Drawing of TFT-LCD Module

Outline Drawing: Front View (unit mm)









5.Input / Output Terminals

5-1) TFT-LCD Panel Driving

CN 1

LCD Module Connector

FPC Down Connect, 30 Pins, Pitch: 0.5 mm

Pin No.	Symbol	1/0	Function	Remark
1	DIO1	1/0	Horizontal Start Pulse Signal Input or Output	Note 5-6
2	VSS1		Ground	
3	VDD1		Power Supply for Source	
4	CLK		Horizontal Shift Clock	
5	VSS1		Ground	
6	R/L		Up/Down selection	Note 5-6
7	R0		Red Data (LSB)	
8	R1		Red Data	
9	R2		Red Data	
10	R3		Red Data	
11	R4		Red Data	
12	R5		Red Data (MSB)	
13	VSS1		Ground	
14	G0		Green Data (LSB)	
15	G1		Green Data	
16	G2		Green Data	
17	G3		Green Data	
18	G4	ı	Green Data	
19	G5		Green Data (MSB)	
20	VSS1		Ground	
21	B0	ı	Blue Data (LSB)	
22	B1		Blue Data	
23	B2		Blue Data	
24	B3	ı	Blue Data	
25	B4	I	Blue Data	
26	B5	I	Blue Data (MSB)	
27	LD		Load output signal	Note 5-7
28	REV	I	Data invert control	Note 5-8
29	POL	I	Polarity selection	Note 5-9
30	DIO2	I/O	Horizontal Start Pulse Signal Input or Output	Note 5-6





CN 2

Pin No.	Symbol	I/O	Function	Remark
1	VSS2		Ground	
2	V1	I	Gamma Voltage 1	Note 5-10
3	V2		Gamma Voltage 2	Note 5-10
4	V3		Gamma Voltage 3	Note 5-10
5	V4	I	Gamma Voltage 4	Note 5-10
6	V5	I	Gamma Voltage 5	Note 5-10
7	V6		Gamma Voltage 6	Note 5-10
8	V7	I	Gamma Voltage 7	Note 5-10
9	VSS2	I	Ground	
10	V8		Gamma Voltage 8	Note 5-10
11	V9	I	Gamma Voltage 9	Note 5-10
12	V10	I	Gamma Voltage 10	Note 5-10
13	V11	I	Gamma Voltage 11	Note 5-10
14	V12		Gamma Voltage 12	Note 5-10
15	V13	I	Gamma Voltage 13	Note 5-10
16	V14	I	Gamma Voltage 14	Note 5-10
17	VSS2		Ground	
18	VDD2		Voltage for analog circuit	Note 5-10
19	VCOM	I	Common Voltage	
20	XON		NC	
21	OE		Output Enable	Note 5-5
22	U/D		Right / Left Selection	Note 5-3
23	CKV		Vertical Shift Clock	Note 5-4
24	STVU	1/0	Vertical Shift Pulse Signal Input or Output	Note 5-3
25	STVD	I/O	Vertical Shift Pulse Signal Input or Output	Note 5-3
26	VGG	I	Gate On Voltage	Note 5-2
27	GND		Ground	
28	VCC	I	Voltage for logic circuit	
29	GND	I	Ground	
30	VEE		Gate Off Voltage	Note 5-1



Note 5-1: Gate off voltage, V_{EE} =-10V.

Note 5-2: Gate on voltage, V_{GG}=19V.

Note 5-3: Select up or down shift

U/D	STVU	STVD	Shift
1	Hi-Z	Input	Down to Up
0	Input	Hi-Z	Up to Down

Note 5-4: Gate driver shift clock

Note 5-5: When OE is connected to high "1", the driver outputs are disabled (Gate output = V_{EE}). Under this condition, the operation of registers will not be affected.

Note 5-6: Select left or right shift

R/L	DIO1	DIO2	Shift
1	Input	Hi-Z	Left to right
0	Hi-Z	Input	Right to left

Note 5-7: Latch the polarity of outputs and switch the new data to outputs. At the rising edge (LD), latch the "POL" signal to control the polarity of the outputs.


Note 5-8: Control whether the Data R0~G5 are inverted or not. (PVI suggests connecting to GND) When "REV=1", these data will be inverted. EX: "00" "3F", "07" "38", "15" "2A"

Note 5-9: Polarity selector for dot-inversion control. Available at the rising edge of LD. When POL=1: Even outputs range from V1~V7, and Odd outputs range from V8~V14; When POL=0: Even outputs range from V8~V14, and Odd outputs range from V1~V7.



Note 5-10: $V_{DD2} = +9.5V$

Typical Application Circuit (When $V_{DD2} = +9.5V$)





5-2) Backlight driving

Connector type: JST BHSR-02VS-1. , Pin No.: 2 , Pitch : 4 mm

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	Wire color : Pink
2 VL2	VI 2 Input torminal (Low voltage	Input terminal (Low voltage side)	Wire Color : White
	Input terminal (Low voltage side)	Note 5-11	

Note 5-11: Low voltage side of backlight inverter connects with ground of inverter circuits.

6. Absolute Maximum Ratings:

Vss1=Vss2=GND=0V, Ta=25

Parameters	Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage	V_{DD1}	-0.5	5.0	V	
	V _{CC}	-0.3	6.0	V	
	V_{DD2}	-0.5	12.0	V	
	V_{GG}	-0.3	40.0	V	
	V_{GG} - V_{EE}	-0.3	40.0	V	
	V _{EE}	-20	0.3	V	

7. Electrical Characteristics

7-1) Recommended Operating Conditions:

Vss1=Vss2=GND=0V, Ta=25

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Supply Voltage for Source Driver	V_{DD1}	2.3	3.3	3.6	V	
	V_{DD2}	6.5	9.5	13.5	V	
	V_{GG}	7.0	-	V _{EE} +40.0	V	
Supply Voltage for Gate Driver	V _{EE}	-20.0	-	-5.0	V	
	V _{CC}	2.3	3.3	5.5	V	
V _{com} Voltage	V_{com}	-	3.6	-	V	
Digital Input Voltage	V _{IH}	0.7 V _{CC}	-	V _{cc}	V	
	V_{IL}	0	_	0.3 V _{CC}	V	



7-2) Recommended Driving Condition for Back Light

Ta=25

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp Voltage	V_{L}	390	410	430	V	I _L =6mA
Lamp Current	Iμ	4.0	6.0	8.0	mA	Note 7-1
Lamp Frequency	P_L	30	45	60	KHz	Note 7-2
Starting Voltage (25) (Reference Value)	Vs	-	-	640	Vrms	Note 7-3
Starting Voltage (0) (Reference Value)	Vs	-	-	740	Vrms	Note 7-3

- Note 7-1: In order to satisfy the quality of B/L, no matter use what kind of inverter, the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L.
- Note 7-2: The waveform of lamp driving voltage should be as closed to a perfect sine wave as possible.
- Note 7-3: The" Max of starting voltage " means the minimum voltage of inverter to turn on the CCFL. and it should be applied to the lamp for more than 1 second to start up. Otherwise the lamp may not be turned on.

7-3) Power Consumption

Parameter	Symbol	Condition	Тур.	Max.	Unit	Remark
Supply Current for Gate Driver (Hi level)	I_{GG}	V _{GG} =+19V	0.162	0.202	mA	
Supply Current for Gate Driver (Low level)	I _{EE}	V _{EE} =-10V	0.22	0.27	mA	
Supply Current for Source Driver (Digital)	I _{DD1}	V _{DD1} =+3.3V	11.26	14.07	mA	
Supply Current for Source Driver (Analog)	I _{DD2}	V _{DD2} =+9.5V	16.2	22.5	mΑ	
Supply Current for Gate Driver (Digital)	I _{cc}	V _{CC} =+3.3V	0.0153	0.0192	mΑ	
LCD Panel Power Consumption		-	196.31	266.75	mW	Note 7-4
Back Light Lamp Power Consumption		-	2.46	-	W	Note 7-5


Note 7-4: The power consumption for back light is not included.

Note 7-5: Back light lamp power consumption is calculated by I_L×V_L.



8. Pixel Arrangement

The LCD module pixel arrangement is the stripe.






9. Display Color and Gray Scale Reference

		Input Color Data																	
Color		Red			Green				Blue										
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B 5	B 4	В3	B2	B 1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (02)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Darker																		
Red																			
	Brighter																		
	Red (61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green (02)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	Darker																		
Green																			
	Brighter																		
	Green (61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (02)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	Darker																		
Blue																			
	Brighter																		
	Blue (61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1



10. Block Diagram

10-1) TFT-module Block Diagram



If you use PD050VX2, you can apply PVI-2003A(Timing controller) which will gernerate timing signals to support PD050VX2.



11. Interface Timing

11.1) Timing Parameters

AC Electrical Characteristics (V_{CC}=V_{DD1}=3.3V, V_{DD2}=9.5V, GND=V_{SS1}=V_{SS2}=0V, Ta=25)

Parameter	Symbol	Min.	Тур.	Max.	Unit
CLK Frequency	Fclk	-	25	40	MHz
CLK Pulse Width	Tcw	25	40	-	ns
Data Set-up Time	Tsu	4	-	_	ns
Data Hold Time	Thd	2	-	_	ns
Propagation Delay of DIO2/1	Tphl	6	10	15	ns
Time That The Last Data to LD	Tld	1	-	_	Tcw
Pulse width of LD	Twld	2	-	_	Tcw
Time That LD to DIO1/2	Tlds	5	-	-	Tcw
POL Set-up Time	Tpsu	6	-	_	ns
POL Hold Time	Tphd	6	-	_	ns
OE Pulse Width	T _{OEV}	1	-	_	μs
CKV Pulse Width	T_{CKV}	500	-	_	ns
STV Set-up Time	T_{SUV}	400	-	_	ns
STV Hold Time	T_{HDV}	400	-	_	ns
Horizontal Display Period	T_{HDP}	-	640	-	Tcw
Horizontal Period Timing Range	T_{HP}	-	800	-	Tcw
Horizontal Lines Per Field	T_{V}	520	525	640	T_{HP}
Vertical Display Timing Range	T_{DV}	-	480	_	T_{HP}







Fig. 11-1 Horizontal timing (1)






The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.


Page:17








PD050VX2





12. Power On Sequence



- 1.10ms T1 < T2
- 2. 0ms < T3 T4 10ms

13. Optical Characteristics

13-1) Specification:


Ta=25

Param	eter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks	
	Horizontal	21,22		±55	±60		deg	Note 13-1	
Viewing Angle	Vertical	12 (12o'clock)	CR > 10	30	35	-	deg		
Aligio	vertical	11 (11o'clock)		45	50	-	deg		
Contrast	Ratio	CR		200	400	-	-	Note 13-2	
Response time	Rise	Tr	=0°	-	15	30	ms	Note 13-3	
ixesponse tim	Fall	Tf	=0	-	25	50	ms	11016 13-3	
Brightness		L	=0°/ =0	350	400	-	cd/m²		
Luminance Uniformity		U		70	75	-	%	Note 13-4	
Lamp Life Time				50000	-	-	hr	At 6mA	
White Chromaticity		Х		0.28	0.31	0.34	-		
		У		0.34	0.37	0.40	-		
Cross	Talk		=0°	-	-	3.5	%	Note 13-5	






All the optical measurement shall be executed 30 minutes after backlight being turn-on. The optical characteristics shall be measured in dark room (ambient illumination on panel surface less than 1 Lux). The measuring configuration shows as following figure.



Optical characteristics measuring configuration

Topcon BM-5A or BM-7 fast luminance meter 1°field of view is used in the testing (after 30 minutes' operation). The typical luminance value is measured at lamp current 6.0 mA.


Note 13-1: The definitions of viewing angles are as follow





Note 13-2: The definition of contrast ratio $CR = \frac{Luminance at gray level 63}{Luminance at gray level 0}$

Note 13-3: Definition of Response Time Tr and Tr:



Note 13-4: The uniformity of LCD is defined as

 $U = \frac{\text{The Minimum Brightness of the 9 testing Points}}{\text{The Minimum Brightness of the 9 testing Points}}$

The Maximum Brightness of the 9 testing Points


Luminance meter: BM-5A or BM-7 fast(TOPCON)

Measurement distance: 500 mm +/- 50 mm

Ambient illumination: < 1 Lux

Measuring direction: Perpendicular to the surface of module

The test pattern is white (Gray Level 63).





Note 13-5: Cross Talk (CTK) =
$$\frac{|YA-YB|}{YA} \times 100\%$$

YA: Brightness of Pattern A YB: Brightness of Pattern B

Luminance meter: BM 5A or BM-7 fast (TOPCON)

Measurement distance: 500 mm +/- 50 mm

Ambient illumination: < 1 Lux

Measuring direction: Perpendicular to the surface of module

Pattern A
(Gray Level 31)

(Gray Level 31, central black box exclusive)

YA

1/3

1/3

1/3

1/3

Black

X: Measuring Point (A and B are at the same point.)

(Gray Level 0)



14. Handling Cautions

14-1) Mounting of module

- a) Please power off the module when you connect the input/output connector.
- b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
 - 1. The noise from the backlight unit will increase.
 - 2. The output from inverter circuit will be unstable.
 - 3.In some cases a part of module will heat.
- c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
- d) Protective film (Laminator) is applied on surface to protect it against scratches and dirts. It is recommended to peel off the laminator before use and taking care of static electricity.

14-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

14-3) Adjusting module

- a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
- b) Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described may not be satisfied.

14-4) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel.

 Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet.

 Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.
- f) Please adjust the voltage of common electrode as material of attachment by 1 module.



15. Reliability Test

No	Test Item	Test Condition	Remark
1	High Temperature Storage Test	Ta = +80 , 240 hrs	
2	Low Temperature Storage Test	Ta = -30 , 240hsr	
3	High Temperature Operation Test	Ta = +70 , 240 hrs	
4	Low Temperature Operation Test	Ta = -20 , 240hsr	
_ ا	High Temperature & High Humidity	Ta = +60 , 90%RH, 240 hrs	
5	Operation Test	(No Condensation)	
	Thermal Cycling Test	-30 →+80 , 100 Cycles	
6	(non-operating)	30min 30min	
7	Vibration Test	Frequency: 10 ~ 55 H _z , Amplitude: 1 mm Sweep time: 11 min	
′	(non-operating)	Test Period: 6 Cycles for each direction of X,	
8	Shock Test (non-operating)	100G, 6ms Direction: ±X, ±Y, ±Z Cycle: 3 times	
9	Electrostatic Discharge Test (non-operating)	200pF, 0 ±200V 1 time / each terminal	

Ta: ambient temperature


Note: The protective film must be removed before temperature test.

[Criteria]

- 1. Main LCD should normally work under the normally condition no defect of function, screen quality and appearance (including : mura ,line defect ,no image)
- 2. After the temperature and humidity test, the luminance and CR (Contrast ratio) ,should not be lower than minimum of specification (section~10)
- 3. After the vibration and shock test, can't be find chip, broken



16. Packing Diagram







Revision History

Rev.	Issued Date	Revised Contents
0.1	June.02, 2005	First draft
0.2	June.17, 2005	Modify Page3 Mechanical Specifications data
0.3	Oct 17, 2005	Addition data after conditional release
0.4	Nov 08 , 2005	Modify Page19 13. Optical Characteristics 13-1) Specification: Viewing Angle
1.0	Nov 24, 2005	Release Version